Abstract-In this paper, we propose Without Charge Sharing Quasi Adiabatic Logic (WCS-QuAL) as a countermeasure against Power Analysis Attacks. We evaluate and compare our logic with the recently proposed secure adiabatic logic designs SPGAL and EE-SPFAL at frequencies ranging from 1MHz to 100MHz. Simulation results show that WCS-QuAL outperforms the existing secure adiabatic logic designs on the basis of % Normalized Energy Deviation (NED) and % Normalized Standard Deviation (NSD) at all simulated frequencies. Also, all 2-input gates using WCS-QuAL dissipate nearly equal energy for all possible input transitions. In addition, the energy dissipated by WCS-QuAL approaches to the energy dissipation of EE-SPFAL and SPGAL as the output load capacitance is increased above 100fF. To further evaluate and compare the performance, GF (2 4 ) bit-parallel multiplier was implemented as a design example. The impact of Process-Voltage-Temperature (PVT) variations, power supply scaling and technology on the performance of the three logic designs was investigated and compared. Simulation results show that WCS-QuAL passed the functionality test against PVT variations and can perform well against the power supply scaling (from 1.8V to 0.5V). It also exhibits the least value of %NED and %NSD against PVT variations and when the power supply is scaled down compared to EE-SPFAL and SPGAL. At lower technology, WCS-QuAL, shows more improvement in energy dissipation than EE-SPFAL.
INTRODUCTION
Power Analysis Attacks (PAA) are considered to be the most powerful attacks as they are based on the monitoring of the power supply currents during the execution of critical operations such as encryption/decryption. By doing this, an attacker can deduce the secret key used in the cryptographic device. PAA such as Differential Power Analysis (DPA) attacks [1] [2] uses statistical methods and digital processing techniques on a large number of monitored power signals. Such methods reduce noise and enhance the signal making it easier to distinguish between zero and one.
PAA can be resisted if the power consumption of the device can be made independent of input data being processed in the cryptographic device. Countermeasures at the cell/gate level require building the cryptographic device using gates that are resilient to PAA. The power consumption of the cryptographic device is the total of the power consumed by its gates. Therefore, if the power consumption of the gates is made independent of the input data processed, the cryptographic device can be made resilient to PAA.
Hiding [3] and masking [4] are amongst the most common countermeasures used at the cell/gate level. In hiding, the cryptographic device's power consumption characteristics are changed in a way that every operation consumes nearly same energy. Dynamic and differential logic styles are used to make the power consumption of the device independent of the input data. Unlike hiding, masking relies on randomizing the input/key dependent intermediate values processed during the execution of the cryptographic device. With this method, the power consumption of the cryptographic device is randomized thus, making it largely independent of the actual intermediate values.
This paper is organized as follows; in section II, the background of the PAA resilient logic is presented. The shortcomings of the existing adiabatic logic designs are discussed in section III. The proposed logic, WCS-QuAL is presented in section IV. In section V, simulation results are presented. Finally, the paper is concluded in section VI.
II. BACKGROUND
There are numerous papers that have addressed the design of PAA resistant logic such as Masked Dual-rail Pre-charge Logic (MDPL) [7] , Dual-rail Random Switching Logic (DRSL) [8] , Sense-Amplifier-Based Logic (SABL) [5] , Wave Dynamic Differential Logic (WDDL) [6] , Three-phase Dualrail Pre-charged Logic (TDPL) [9] . All these countermeasures applied conventional CMOS logic operation and thus are not energy efficient [10] .
There are several energy efficient PAA resistant logic designs based on the adiabatic logic [10] - [17] such as Charge-Sharing Symmetric Adiabatic Logic (CSSAL) [10] , Symmetric Adiabatic Logic (SyAL) [11] , Secure Quasi-Adiabatic Logic (SQAL) [12] , Symmetric Pass Gate Adiabatic Logic (SPGAL) [15] , [16] and Energy Efficient Secure Positive Feedback Adiabatic Logic (EE-SPFAL). All of these design styles make use of charge-sharing technique at the output/internal nodes and load balancing at the two output nodes to guarantee constant energy consumption. SyAL and SQAL are based on Efficient Charge Recovery Logic (ECRL) [13] . The difference between SyAL [11] and SQAL [12] is in the number of charge sharing transistors used. Alternatively, CSSAL is based on 2N-2N2P adiabatic logic [14] and is an enhancement of SyAL adiabatic logic. CSSAL consumes more energy, has a complex structure (uses two additional inputs in the gate). SyAL, SQAL and CSSAL use pull down evaluation network and thus suffer from Non-Adiabatic Losses (NAL) during the evaluation phase of the power-clock and dissipate more energy. (SPGAL) [15] , [16] and (EE-SPFAL) [17] do not suffer from NAL during the evaluation phase of the power-clock. However, both of these logic designs require an additional charge sharing inputs in order to discharge the two output nodes before the evaluation of the next inputs. Because all of the existing secure adiabatic logic designs use additional inputs thus, present the overhead of generation, scheduling, and routing.
Since our proposed logic, Without Charge Sharing Quasi Adiabatic Logic (WCS-QuAL) also doesn't suffer from nonadiabatic losses during the evaluation phase of the powerclock. Also, SPGAL [15] , [16] and EE-SPFAL [17] are the recently proposed secure adiabatic logic designs, and have proven to be better than CSSAL [10] , SyAL [10] and SQAL [10] , a comparison of the performance between WCS-QuAL, SPGAL and EE-SPFAL on the basis of %NED and %NSD and energy dissipation is presented in this paper. To further evaluate and compare the performances, Galois Field, GF (2 4 ) bit-parallel multiplier was implemented as a candidate circuit and the impact of Process, Voltage, and Temperature (PVT) variations, power supply scaling and technology was investigated.
III. SHORTCOMINGS IN THE EXISTING LOGIC DESIGNS
SPGAL [15] , [16] and EE-SPFAL [17] secure adiabatic logic designs suffer from several shortcomings: Firstly, SPGAL [15] , [16] and EE-SPFAL [17] require additional input called discharge/charge sharing input at the output nodes to discharge the left over charge before the next inputs are evaluated. This input is active only during the idle phase of the power-clock. Since both EE-SPFAL and SPGAL are based on Positive Feedback Adiabatic Logic (PFAL) [18] thus require 4 phase power-clocking scheme to work in cascade logic. Therefore, in a system design using EE-SPFAL and SPGAL, four phases of the charge sharing inputs are required thus incurring the overhead of generation, scheduling, and routing of the signal. This will also add to additional energy dissipation. Since WCS-QuAL doesn't require any additional input thus, saves this overhead. Also using two charge sharing inputs incur overhead in terms of area due to placement and routing. Secondly, they have asymmetric structures. Fig. 1 (a) , (b) and (c) show the schematic of the AND/NAND gate using SPGAL, EE-SPFAL and its equivalent RC models of the internal nodes during evaluation phase for 4 input combinations respectively. The equivalent RC models of AND/NAND gate using SPGAL and EE-SPFAL are same as both the secure logic are based on PFAL [18] . From Fig. 1 (c) , it can be seen that for none of the input combinations, the two output nodes charge the same value of capacitance. This difference in capacitance value brings the difference in energy dissipated for different input transitions. However, WCSQuAL charge the same capacitance for each input combination (as can be seen from Fig. 4(b) ).
Thirdly, the structure of SPGAL is unstable due to the absence of cross-coupled pull down network ( Fig. 1(a) ). It is because when one of the output nodes follows the power-clock, the complementary node gets coupled to it during evaluation, hold, and recovery phase of the power-clock. This result in the complimentary node voltage to rise above the threshold voltage (V tn) thus dissipates more energy.
Lastly, SPGAL has a greater chance of failing to deliver correct functionality at power supply close to Vtn. From Fig. 2 (a), it can be seen that the nMOS evaluation transistors (N3 and N4) connected between the power-clock and the output nodes will fail to raise the output above VDD-Vtn. At this point, the pMOS transistors (P1 or P2) helps in charging the output node to VDD but due to the absence of cross-coupled nMOS transistors, one of the output nodes which should remain at zero gets coupled to the node following the power-clock. This leads to wrong functionality at power supply close to Vtn. Due to dual evaluation network in WCS-QuAL, it can work at a supply voltage as low as Vtn. 
IV. PROPOSED LOGIC WITHOUT CHARGE SHARING
Charge sharing/discharging is done to remove the remaining charge from the output nodes of the circuit before the evaluation of the next inputs. This is required to escape the data dependent initial condition which has a dependency on the previous inputs. Charge sharing/discharge transistors are active only during the idle phase of the power-clock.
WCS-QuAL does not require any charge sharing between the output nodes of the gates to discharge the output nodes to ground. Fig. 3 (a) and (b) shows a NOT/BUF gate using WCSQuAL and the timing diagram respectively for 4 input transitions. The operation is explained for input, A=1 and A'=0 From Fig. 3(b) it can be seen that during the Idle phase (I) of the power-clock when input A is rising, transistors N3 and N6 ( Fig. 3(a) ) are turned ON when the gate voltage is greater than the threshold voltage (Vtn). Because the power-clock is low (zero) during the idle phase, the source node 'Out' of transistor N3 will also be at zero, and there will not be any current flow through N3. Similarly, the transistor, N6 causes the output node 'Outb' to discharge to ground (charge left of the previous cycle). Thus the two output nodes are discharged to zero before the Evaluation phase (E) of the power-clock begins. Hence, no charge sharing input transistors are required.
During the Evaluation phase (E), input A is already at 1.8V and the power-clock starts rising from zero to 1.8V. Like SPGAL and EE-SPFAL, the proposed WCS-QuAL also has reduced ON-resistance, due to the formation of transmission pair (N3, P1) and eliminates the Non-Adiabatic Losses (NAL). During the Hold phase (H), the power-clock is at 1.8V and the input A is falling from 1.8V to zero. When the gate-tosource voltage of transistor, N3 falls below Vtn, transistor N3 will be switched off and the output nodes 'Out' and 'Outb' are held at their respective voltage due to the cross-coupled transistors (P1, P2, and N1, N2).
During the Recovery Phase (R), the power-clock ramps down from 1.8V to zero. The charge stored on the 'Out' node is recovered back to the power-clock through the transistor, P1. The recovery of the charge continues until P1 reaches its threshold voltage, |Vtp|. At this time, P1 is turned off and the output node 'Out' stays at Vtp. It will only be discharged to ground, in the idle phase of the power-clock when the next input arrives and its gate voltage is greater than the threshold voltage (Vtn). The output nodes are floating from the time when the power-clock reaches below the threshold voltage of the P1 transistors and the next inputs arrive and turn ON the evaluation transistors N3 and N6. During this, the complementary node 'Outb' goes below zero voltage due to the coupling effect. Thus, WCS-QuAL suffers from coupling effect for a small duration. Since SPGAL does not have crosscoupled nMOS transistors (N1 and N2) the nodes remain floating for the whole recovery phase of the power-clock. Fig. 4 (a) and (b) shows the schematic of the WCS-QuAL AND/NAND gate and the equivalent RC model of the internal nodes during the evaluation phase for 4 input combinations. It can be seen that the two output nodes are balanced and same capacitance value is charged for each input combinations. All 2-input gates using proposed logic have the same structure. 
V. SIMULATION RESULTS
Simulations for all the secure adiabatic logic designs were performed with Spectre simulator using Cadence EDA tool in a 'typical-typical', TT process corner using TSMC 180nm CMOS process at 1.8V power supply. The load capacitance chosen was 10fF and the transistor sizes for all the designs were set at the technology minimum (Wmin=Wn=Wp=220nm, Lmin=Ln=Lp=180nm).
The simulations were performed at 1MHz, 10MHz and 100MHz frequencies. The energy dissipation per cycle was measured for all possible input transitions for NOT/BUF and 2-input gates for WCS-QuAL, SPGAL, and EE-SPFAL.
To evaluate the resistance of WCS-QuAL, SPGAL, and EE-SPFAL against PAA, we obtained the Normalised Energy Deviation (NED) and Normalised Standard Deviation (NSD), according to (1) and (2) . Where, Emax, Emin, Eav and are maximum energy, minimum energy, average energy and standard deviation respectively. The smaller the difference between the maximum and minimum energy values the smaller the value of %NED and %NSD and lower the cell's vulnerability to power analysis attacks.
The Normalised Energy Deviation (NED) is defined as:
Normalized Standard Deviation (NSD) [22] is defined as:
Standard Deviation is defined as:
A. Impact of frequency variations.
The simulation results of the evaluated gates using WCSQuAL, SPGAL and EE-SPFAL are summarised in Table I . It can be seen that on the basis of %NED and %NSD, the performance of WCS-QuAL is the best as it exhibits the least value of %NED and %NSD followed by EE-SPFAL and SPGAL at 1MHz, 10MHz, and 100MHz. WCS-QuAL dissipates more energy as it has more transistors than SPGAL and EE-SPFAL. Also, WCS-QuAL uses dual evaluation network one connected between the output nodes and the power-clock and the other connected between the output nodes and ground thus have high internal node capacitance than SPGAL and EE-SPFAL. Therefore, at lower values of load capacitances, the load at the output nodes of WCS-QuAL will mainly be dominated by its internal load capacitance and thus dissipates more energy than SPGAL and EE-SPFAL. Table II shows the average energy dissipated for all possible input transitions of AND/NAND, OR/NOR and XOR/XNOR gates using WCS-QuAL and AND/NAND and XOR/XNOR gates using SPGAL and EE-SPFAL. It also shows the standard deviation ( ) of average energy dissipated by AND/NAND, OR/NOR and XOR/XNOR at all the simulated frequencies. It can be seen that 2-input gates using WCS-QuAL dissipates approximately the same energy at all simulated frequencies and thus, shows the least value of standard deviation in comparison to SPGAL and EE-SPFAL . This will have an advantage in a complex circuit where it will be difficult to identify which logic operation is being executed. Fig. 5 shows the effect of loading on average energy consumption of AND/NAND gate using WCS-QuAL, SPGAL, and EE-SPFAL at 10MHz. All the three logic designs have same number of transistors in the evaluation network connected between power-clock and the two output nodes. In comparison to SPGAL and EE-SPFAL, WCS-QuAL also has additional evaluation network connected between the two output nodes and the ground and thus has more internal node capacitance. Therefore, dissipates more energy.
B. Intra-Operation Energy Variability

C. Impact of load variations on energy dissipation.
The structure of XOR/XNOR gate using WCS-QuAL is different from the structure using SPGAL and EE-SPFAL. WCS-QuAL uses 16 transistors in the dual evaluation network whereas, EE-SPFAL and SPGAL use 6 evaluation and 2 charge sharing transistors. Thus WCS-QuAL dissipates more energy. However, the energy dissipated by WCS-QuAL approaches approximately to energy dissipation of SPGAL and EE-SPFAL at load capacitance values higher than 100fF as can be seen from Fig. 5 . This is because, at lower values of load capacitances, the load at the output nodes of WCS-QuAL will mainly be dominated by its internal load capacitance as it has more transistors. Contrary to this, as the load capacitance value is increased, the effective load at the output node will be dominated by the load capacitance rather than its internal load.
Case study: GF (2 4 ) bit parallel Multiplier
Galois Field or Finite field plays an important role in the field of modern cryptography. A GF (2 m ) field is an extension of the GF (2), with elements {0, 1}. GF (2 4 ) bit-parallel multiplier was chosen as the candidate circuit to evaluate and compare the performance of WCS-QuAL, SPGAL, and EE-SPFAL logic.
A. Impact of Process, Temperature and Voltage Variations.
A countermeasure that can be confirmed secure at a high abstraction level is not necessarily secure when supply voltage scaling, load capacitances, process variations, frequency of operation are taken into account [19] , [21] . Thus, it is important to perform the simulation-based evaluations exhaustively by creating an environment which depicts the physical reality. Process variations impact the datadependence of both dynamic and leakage power. Process and environmental variations are an additional factor that can deteriorate the resistance against PAA of the secure logic designs. In adiabatic logic, process variations have an impact on the circuit performance specifically, on energy dissipation. Process variations induce changes in threshold voltage and thus shift in the optimum frequency and NAL [20] . Therefore, it is important to evaluate the robustness of the secure adiabatic logic designs against PVT variations. To measure the robustness of the three adiabatic logic designs, we considered the corner analysis to check the functionality and resistance against PAA at worst and the best case conditions. The temperature (T) and supply voltage values (V), for the even corners Fast-Fast 'FF' and Slow-Slow 'SS' were chosen in order to get the worst and best case energy dissipation. The worst case energy dissipation was calculated for FF process corner at 1.98V supply voltage and 100 0 C temperature. This is because; the energy dissipation has a quadratic dependence on VDD whereas, increased temperature increases the onresistance of the charging path [20] . Similarly, for the best case scenario, 1.62V supply voltage, and 0 0 C temperature were chosen.
For the skewed corners 'SF' and 'FS', designs were simulated for all 4 combinations of temperature and supply voltage and the skewed values of the temperature and voltage corresponding to fast nMOS and slow pMOS or vice-versa were chosen. For 'SF' corner the supply voltage and temperature were chosen as 1.62V and 100 0 C respectively giving energy close to the 'SS' corner. In contrast, for 'FS' corner, V and T were chosen as 1.98V and 0 0 C giving energy close to the 'FF' corner. The values of the voltage and temperature can be interchanged for the skewed corners causing SF corner to be closer to 'FF' and 'FS' corner closer to 'SS'.
Based on the voltage and temperature chosen for the respective corners, the energy per cycle for GF(2 4 ) implementation using WCS-QuAL, SPGAL and EE-SPFAL were measured at 10MHz and 10fF load capacitance for 10 sets of random inputs. The result of the PVT variations for GF (2 4 ) implementation are summarized in Table III . SPGAL implementation fails to provide the correct functionality hence, its value is not measured for 'FF' and 'SF' corners at the chosen voltage and temperature values. Though SPGAL does not suffer from NAL during the evaluation phase of the power-clock, but it suffers from coupling effect. This is because of the absense of crosscoupled nMOS transitors in the latch. Consequently, one of its output nodes remain floating during the evaluation, hold, and recovery phase. Due to this, it gets coupled to the output node following the power clock thus, not allowing it to be at zero value. Accordingly, its zero value remains between 0.8V to 1V. In cascade logic, when the logic zero is passed its value is much higher than the threshold voltage of the evaluation transistors. This causes the wrong value of the signal to propagate and fails to offer the correct functionality of the circuit. The two output nodes are connected to the ground via discharge input only during the idle phase of the power-clock before the next input is evaluated. From Fig. 6 , it can be seen that SPGAL failed at all the process corners at different voltage and temperature conditions. In contrast, EE-SPFAL is the modification of SPGAL. Unlike SPGAL, EE-SPFAL has latch made of two pMOS transistors and two nMOS transistors. The cross-coupled nMOS transistors help one of the output nodes to connect to ground during evaluation, hold, and a part of the recovery phase. Thus, suffers from coupling effect only for a part of recovery phase (below the threshold voltage of the pMOS). EE-SPFAL passed the functionality test for each process corner at different voltage and temperature conditions. Also, on the basis of % NED and % NSD, EE-SPFAL performs better than SPGAL.
On the other hand, WCS-QuAL also passed the functionality test against PVT variations and outperforms EE-SPFAL and SPGAL on the basis of %NED and %NSD as can be seen from Table III . 
B. Impact of Power-Clock Supply Scaling.
An easy way of reducing energy in adiabatic logic is by reducing the supply voltage. Energy dissipation has a quadratic dependence on the supply voltage, VDD. But as the power supply is reduced it affects the gate overdrive voltage, VGS-Vth and an increase in on-resistance is observed (as onresistance of the transistors in the charging path is also a function of supply voltage). A more detailed description can be found in [20] . Thus it is important to evaluate the impact of power-clock scaling on secure adiabatic logic designs.
The power-clock was scaled from 1.8V down to 0.5V. The simulation results of the power-clock scaling at 10MHz and 10fF load for 10 random inputs are summarized in Table IV . Since the simulation results for 1.8V power supply were included in Table III, they are omitted in Table IV . It can be seen that SPGAL fails to perform at supply voltage less than 0.6V. It is because of the following reasons:
Firslty, SPGAL has the nMOS evaluation transistors connected between the power-clock and the output nodes, thus have bulk effect which raises the threshold voltage of the evaluation transistors. For supply voltage less than 0.6V, when the power-clock starts rising, one of the output nodes follows the power-clock and as a result the gate-source voltage of the evaluation transitor becomes less than the threshold voltage, thus turning it off. Secondly, due to the absence of the crosscoupled nMOS transistors, it suffers from severe coupling effect causing one of the output node to be coupled to the other output node following the power-clock. Hence, the circuit fails to deliver the correct functionality.
Though, EE-SPFAL is based on PFAL adiabatic logic and has the nMOS transistors evaluation network connected between the power-clock and the output nodes. But having cross-coupled nMOS transistors and discharging transistors help EE-SPFAL to give correct functionality. Because the discharge transistors keep the output nodes to zero before the evaluation phase of the power-clock starts. This helps one of the output nodes to held at zero turning on the pMOS transistor connected to the opposite node to help it follow the power-clock. WCS-QuAL, on the other hand, works well for power supply ranging from 1.8V to 0.5V. This is because it uses dual evaluation network thus, when the power-clock is scaled down to 0.6V and below, as soon as the power-clock starts rising, the output node starts following the power-clock. The nMOS transistors of the evaluation network connected between the power-clock and the output nodes remain ON as long as the condition VG-VS >Vtn holds true. The transistors are turned OFF, as the power-clock starts rising and the gate-to-source voltage goes below the threshold voltage. At this time, the evaluation network connected between the output nodes and ground will take the control by providing one of the output nodes to held at ground and turning on one of the pMOS transistors and allowing the other output node to follow the power-clock.
From Table IV It can also be seen that WCS-QuAL exhibits the least value of %NED and %NSD than EE-SPFAL and SPGAL. As discussed before, the energy dissipated by WCS-QuAL is more in comparison to EE-SPFAL and SPGAL at output load of 10fF, but as the supply voltage is increased, the energy dissipation of WCS-QuAL approaches SPGAL and eventually becomes less at voltage 1.5V. This is because of the coupling effect mentioned before. As the floating node gets coupled to the node following the power-clock, its voltage increases on increasing the supply voltage, causing high current consumption. Consequently, it will never be at ground leading to higher energy dissipation in SPGAL.
C. Evaluation of the Proposed and Existing Logic at TSMC 90nm Technology node.
With the lowering of technology, V DD is reduced. Reduction of power supply reduces the dynamic energy dissipation thus, the main motivation of this section is to evaluate the impact of lower technology on WCS-QuAL, EE-SPFAL, and SPGAL. Simulations for all the secure adiabatic logic designs were performed with Spectre simulator using Cadence EDA tool in a 'typical-typical' 'TT' process corner using TSMC 90nm CMOS process at 1V power supply. The load capacitance chosen was 10fF and the transistor sizes for all the designs were set at (Wn=Wp=100nm, Ln=Lp=100nm). Simulation results for TSMC 180nm and 90nm are summarized in Table V . It can be seen that WCS-QuAL outperforms both the existing logic designs. WCS-QuAL shows the energy reduction of approximately 71.8% when moving from 180nm to 90nm whereas; EE-SPFAL shows nearly 66.2% reductions in energy. Also, it is worth mentioning that in comparison to EE-SPFAL, WCS-QuAL dissipates 58.7% and 32.5% more energy at 180nm and 90nm respectively. Since SPGAL fails to perform at 90nm technology, no comparison is given. It failed to deliver the correct functionality because of severe coupling effect due to which the output node which should have been at logic zero, reaches close to 1V. For instance, at 180nm technology, with Vtn 0.5V and |Vtp| 0.55V, the output nodes which were supposed to be at 'zero' logic level were at 0.67V approximately. This is above the threshold voltage and can lead to functionality failure in cascaded logic in a large adibatic system. Whereas, in 90nm technology with Vtn 0.34V and |Vtp| 0.35V, the output nodes which were supposed to be at zero logic level were at approximately 0.7V and logic 'one' was at about 0.89V for 1V power supply. The value for logic 'zero' is much higher than the threshold voltage of the transitors and is close to power supply. Thus, in a cascade logic, could turn on the transitors which should be off and fail to offer the correct functionality.
VI. CONCLUSION
In this paper, the performance of WCS-QuAL, EE-SPFAL, and SPGAL at frequency ranging from 1 MHz to 100MHz is evaluated and compared. Simulation results suggest that WCSQuAL outperforms EE-SPFAL and SPGAL at all simulated frequencies on the basis of %NED and %NSD. Also, all the 2-input gates using WCS-QuAL exhibits least intra-operation energy variability. In addition, the energy dissipation of WCSQuAL approaches to the energy dissipated by EE-SPFAL and SPGAL at the output load capacitance over 100fF.
The impact of PVT variations, power supply scaling and technology on the performance of the three logic designs was investigated by implementing GF (2 4 ) bit-parallel multiplier as a design example. The proposed WCS-QuAL performs well against PVT variations and power supply scaling. It also exhibits the best (i.e. least) value of %NED and %NSD against PVT variations and when the power supply is scaled from 1.8V to 0.5V. Furthermore, WCS-QuAL shows 5% more energy reduction when moving from 180nm to 90nm technology in comparison to EE-SPFAL. At 90nm technology, the difference in energy dissipated by WCS-QuAL and EE-SPFAL is reduced in comparison to the difference in energy dissipation at 180nm technology.
